09/83152584-0)

JC08 Rec'd PCT/PTO 10 MAY 2007 M.L.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Romain DESPLATS et al.

Serial No. (unknown)

Filed herewith

METHOD AND INSTALLATION FOR FAST LOCATION OF A FAULT IN AN INTEGRATED CIRCUIT

## PRELIMINARY AMENDMENT

Commissioner for Patents

Washington, D.C. 20231

Sir:

Prior to calculation of the filing fee, please substitute Claims 1-35 as originally filed,, with Claims 1-35 as filed in the Article 34 amendment of May 18, 2000. The pages containing the modified Claims 1-35 are attached hereto. Following the insertion of Claims 1-35, please amend these claims as follows:

## IN THE CLAIMS:

Amend claim 3 as follows:

SW

AL T

--3. (Amended) A method as claimed in claim 1, wherein the sequence of location vectors is created such that each location vector is formed by binary signals with the format NRZ, which maintain the same logic state 0 or 1, until a subsequent location vector is applied to the input terminals, or, if the final location vector is involved, until completion of the